Design and efficient implementation of AES system using FPGA

Abstract

This paper presents efficient implementation of the Advanced Encryption Standard in Field Programmable Gate Array using iterative and pipeline architectures. The research objective is the identification of the optimal design in terms of resource utilization, and timing performance without adjustments to the original algorithm. Pipeline design demonstrates an improved efficiency with high frequency and elevated data processing rate, while iterative implementation was the most resource efficient.